Rees, NP (Nick) wrote:
One of our problems is that on one of the boards the interrupt
acknowledge register is write only - so a read from it generates a bus
error, which isn't as pretty as it should be. I presume (from Andrews
email) that if we read a value from any other readable VME memory
location, that will flush the pipeline just as well. Is that correct?
Yup, that's what the book says and my experience has confirmed that.
You might want to check that all your VMEbus master windows are marked
as Guarded in the sysPhysMemDesc[] table too, since that's the mechanism
by which the CPU is told it can't reorder read and write I/O operations
within this memory range.
- Andrew
--
Not everything that can be counted counts,
and not everything that counts can be counted.
-- Albert Einstein
- References:
- RE: Dev lib off-board register access Rees, NP (Nick)
- Navigate by Date:
- Prev:
Re: Dev lib off-board register access Andrew Johnson
- Next:
Re: Dev lib off-board register access Andrew Johnson
- Index:
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
<2006>
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
- Navigate by Thread:
- Prev:
RE: Dev lib off-board register access Rees, NP (Nick)
- Next:
Re: Dev lib off-board register access Andrew Johnson
- Index:
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
<2006>
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
|