EPICS Controls Argonne National Laboratory

Experimental Physics and
Industrial Control System

1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  <20142015  2016  2017  2018  2019  2020  2021  2022  2023  2024  Index 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  <20142015  2016  2017  2018  2019  2020  2021  2022  2023  2024 
<== Date ==> <== Thread ==>

Subject: RE: Newport XPS-Q8 and Motor Record - armv5teb architecture
From: Mark Rivers <[email protected]>
To: "'J. Lewis Muir'" <[email protected]>, "[email protected]" <[email protected]>
Date: Wed, 7 May 2014 16:34:24 +0000
I don't think this has anything to do with the problem we are seeing on the ARM5.  

The problem we are seeing does not have to do with passing the status bits to the motor record, it has to do with passing information in pasynUser->userData.  This is an asyn issue, not a motor record issue.

Mark


-----Original Message-----
From: [email protected] [mailto:[email protected]] On Behalf Of J. Lewis Muir
Sent: Wednesday, May 07, 2014 11:29 AM
To: [email protected]
Subject: Re: Newport XPS-Q8 and Motor Record - armv5teb architecture

On 5/7/14, 11:01 AM, Jens Eden wrote:
> I don't know if this is the cause of the problem, but even on a
> single architecture, you will need a correct entry in this switch in
> motorApp/MotorSrc/motor.h

Jens posted about this to the list in February:

  http://www.aps.anl.gov/epics/tech-talk/2014/msg00158.php

>From that thread, it sounds like the motor module needs some work to
eliminate assumptions about, as Till Straumann wrote, "what storage unit
the compiler uses, how adjacent bits are packed across a storage-unit
boundary and in what order bits are allocated (LSB->MSB or MSB->LSB)."

Lewis



Replies:
Re: Newport XPS-Q8 and Motor Record - armv5teb architecture Johnson, Andrew N.
References:
RE: Newport XPS-Q8 and Motor Record - armv5teb architecture Mark Rivers
Re: Newport XPS-Q8 and Motor Record - armv5teb architecture J. Lewis Muir
Re: Newport XPS-Q8 and Motor Record - armv5teb architecture Stephen Beckwith
RE: Newport XPS-Q8 and Motor Record - armv5teb architecture Mark Rivers
Re: Newport XPS-Q8 and Motor Record - armv5teb architecture Stephen Beckwith
RE: Newport XPS-Q8 and Motor Record - armv5teb architecture Mark Rivers
Re: Newport XPS-Q8 and Motor Record - armv5teb architecture Jens Eden
Re: Newport XPS-Q8 and Motor Record - armv5teb architecture J. Lewis Muir

Navigate by Date:
Prev: Re: Newport XPS-Q8 and Motor Record - armv5teb architecture J. Lewis Muir
Next: Re: Newport XPS-Q8 and Motor Record - armv5teb architecture Johnson, Andrew N.
Index: 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  <20142015  2016  2017  2018  2019  2020  2021  2022  2023  2024 
Navigate by Thread:
Prev: Re: Newport XPS-Q8 and Motor Record - armv5teb architecture J. Lewis Muir
Next: Re: Newport XPS-Q8 and Motor Record - armv5teb architecture Johnson, Andrew N.
Index: 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  <20142015  2016  2017  2018  2019  2020  2021  2022  2023  2024 
ANJ, 17 Dec 2015 Valid HTML 4.01! · Home · News · About · Base · Modules · Extensions · Distributions · Download ·
· Search · EPICS V4 · IRMIS · Talk · Bugs · Documents · Links · Licensing ·