EPICS Controls Argonne National Laboratory

Experimental Physics and
Industrial Control System

1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  <20142015  2016  2017  2018  2019  2020  2021  2022  2023  2024  Index 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  <20142015  2016  2017  2018  2019  2020  2021  2022  2023  2024 
<== Date ==> <== Thread ==>

Subject: RE: Newport XPS-Q8 and Motor Record - armv5teb architecture
From: Tonia Batten <[email protected]>
To: Stephen Beckwith <[email protected]>, "J. Lewis Muir" <[email protected]>
Cc: "[email protected]" <[email protected]>
Date: Tue, 6 May 2014 08:41:25 -0600

Hi Stephen,

 

The Moxa DA-662 hardware is Big Endian (armv5teb).  We are using a gnu compiler.  When I do a uname –a on the hardware I get the following information.

 

root@IOC1608-901:~# uname -a

Linux IOC1608-901 2.6.10_dev-ixdp42x-arm_xscale_be #1001 Fri Jul 9 20:31:18 CST 2010 armv5teb GNU/Linux

 

The Intel machine we are currently running on is 64 bit.

 

Yes, the ARM compiler being used has the proper library support for double.  We have a large number of asyn/stream applications running on this architecture.

 

What do you mean by ….”What happens if you move the double and int? “ 

Do you mean casting or copying the value?  I am wondering about setting up a simple c program just to verify that the value is correct when casting to different types.

 

Regards, Tonia

 

From: Stephen Beckwith [mailto:[email protected]]
Sent: May-05-14 9:00 PM
To: J. Lewis Muir
Cc: Mark Rivers; Tonia Batten; [email protected]
Subject: Re: Newport XPS-Q8 and Motor Record - armv5teb architecture

 

Intel is Little Endian - ARM can be either - how is the ARMv5 setup?  Big Endian or Little Endian?

What OS are you dealing with?  What compiler?

What happens if you move the double and int?  Could be padding issue in how the compilers for different ISA handle the alignment.  Is the Intel a 64bit CPU? (I know ARMv5 is not, that’s a “StrongArm” variant basically or Marvell. . .

Does the ARM compiler being used has proper library support for double?

Stephen Beckwith

 

 

On Sat, May 3, 2014 at 8:39 PM, J. Lewis Muir <[email protected]> wrote:

On 5/3/14, 5:32 PM, Mark Rivers wrote:
> Any idea how this could happen?

Hi, Mark.

Compiler bug?  Maybe try turning off all optimizations?

Lewis

 


Replies:
Re: Newport XPS-Q8 and Motor Record - armv5teb architecture J. Lewis Muir
References:
RE: Newport XPS-Q8 and Motor Record - armv5teb architecture Mark Rivers
Re: Newport XPS-Q8 and Motor Record - armv5teb architecture J. Lewis Muir
Re: Newport XPS-Q8 and Motor Record - armv5teb architecture Stephen Beckwith

Navigate by Date:
Prev: Re: Newport XPS-Q8 and Motor Record - armv5teb architecture Stephen Beckwith
Next: Re: Newport XPS-Q8 and Motor Record - armv5teb architecture J. Lewis Muir
Index: 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  <20142015  2016  2017  2018  2019  2020  2021  2022  2023  2024 
Navigate by Thread:
Prev: RE: Newport XPS-Q8 and Motor Record - armv5teb architecture Tonia Batten
Next: Re: Newport XPS-Q8 and Motor Record - armv5teb architecture J. Lewis Muir
Index: 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  <20142015  2016  2017  2018  2019  2020  2021  2022  2023  2024 
ANJ, 17 Dec 2015 Valid HTML 4.01! · Home · News · About · Base · Modules · Extensions · Distributions · Download ·
· Search · EPICS V4 · IRMIS · Talk · Bugs · Documents · Links · Licensing ·