Experimental Physics and Industrial Control System
|
Intel is Little Endian - ARM can be either - how is the ARMv5 setup? Big Endian or Little Endian? What OS are you dealing with? What compiler? What happens if you move the double and int? Could be padding issue in how the compilers for different ISA handle the alignment. Is the Intel a 64bit CPU? (I know ARMv5 is not, that’s a “StrongArm” variant basically or Marvell. . .
Does the ARM compiler being used has proper library support for double? Stephen Beckwith
- Replies:
- RE: Newport XPS-Q8 and Motor Record - armv5teb architecture Mark Rivers
- RE: Newport XPS-Q8 and Motor Record - armv5teb architecture Tonia Batten
- References:
- RE: Newport XPS-Q8 and Motor Record - armv5teb architecture Mark Rivers
- Re: Newport XPS-Q8 and Motor Record - armv5teb architecture J. Lewis Muir
- Navigate by Date:
- Prev:
QE Framework 2.8.1 Ricardo Fernandes
- Next:
Re: Newport XPS-Q8 and Motor Record - armv5teb architecture Torsten Bögershausen
- Index:
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
<2014>
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
- Navigate by Thread:
- Prev:
Re: Newport XPS-Q8 and Motor Record - armv5teb architecture J. Lewis Muir
- Next:
RE: Newport XPS-Q8 and Motor Record - armv5teb architecture Mark Rivers
- Index:
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
<2014>
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
|
ANJ, 17 Dec 2015 |
·
Home
·
News
·
About
·
Base
·
Modules
·
Extensions
·
Distributions
·
Download
·
·
Search
·
EPICS V4
·
IRMIS
·
Talk
·
Bugs
·
Documents
·
Links
·
Licensing
·
|