EPICS Controls Argonne National Laboratory

Experimental Physics and
Industrial Control System

1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  <20102011  2012  2013  2014  2015  2016  2017  2018  2019  2020  2021  2022  2023  2024  Index 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  <20102011  2012  2013  2014  2015  2016  2017  2018  2019  2020  2021  2022  2023  2024 
<== Date ==> <== Thread ==>

Subject: RE: Thread model for EPICS on ARM CPU
From: "Hinko Kocevar" <[email protected]>
To: "Rod Nussbaumer" <[email protected]>, "epics Techtalk" <[email protected]>
Date: Tue, 6 Jul 2010 21:33:09 +0200
Title: RE: Thread model for EPICS on ARM CPU

Hi Rod,

On 07/06/10 21:04, Rod Nussbaumer wrote:
> Hi all.
>
> I'm trying to get EPICS running on an ARM CPU. So far I've got a build
> of EPICS (3.14.10 & 3.14.11) against a glibc 2.3.6 and Linux 2.6.21,
> where the only thread model supported is linuxthreads (not POSIX/nptl).
> When I run an IOC, the iocShell crashes (segfault), although the rest of
> the IOC (asyn device support), and record processing seem to stay
> running. Is this a reason to suspect the tread model?
> I see in the EPICS build commandline, the switch '-D_POSIX_THREADS'.
> Does this mean a strict POSIX thread model is required?

We are using similar Linux environment on ARM CPU for our devices too. The '-D_POSIX_THREADS' is also present and the IOC runs as expected - using bas 3.14.10 + asyn R4-9 (or R4-10)..

Maybe it is a compiler issue - we are using:
sbox-arm-none-linux-gnueabi-gcc (GCC) 3.4.4 (release) (CodeSourcery ARM 2005q3-2)


>
> The iocShell crashes right after iocInit. Running under gdb, I set a
> breakpoint on iocInit. I see:
>
>
> (gdb) step
> Single stepping until exit from function iocshBody,
> which has no line number information.

Hmm, try recompiling EPICS with debugging info to get more information here..

Regards,
Hinko

--
Hinko Kocevar
Technical support software engineer
Instrumentation Technologies d.d.
Velika pot 22, SI-5250 Solkan - Slovenia
T:+386 5 3352600, F:+386 5 3352601
mailto: [email protected]

http://www.i-tech.si - When your users demand stability

The information transmitted is intended solely for the addressee and may
contain confidential and/or privileged information. Any review, retention,
disclosure or other use by persons other than the intended recipient is
prohibited. If you received this in error, please notify the sender and
delete all copies.


References:
Thread model for EPICS on ARM CPU Rod Nussbaumer

Navigate by Date:
Prev: Re: Thread model for EPICS on ARM CPU Eric Norum
Next: Re: Thread model for EPICS on ARM CPU Michael Abbott
Index: 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  <20102011  2012  2013  2014  2015  2016  2017  2018  2019  2020  2021  2022  2023  2024 
Navigate by Thread:
Prev: Re: Thread model for EPICS on ARM CPU Eric Norum
Next: Re: Thread model for EPICS on ARM CPU Michael Abbott
Index: 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  <20102011  2012  2013  2014  2015  2016  2017  2018  2019  2020  2021  2022  2023  2024 
ANJ, 02 Sep 2010 Valid HTML 4.01! · Home · News · About · Base · Modules · Extensions · Distributions · Download ·
· Search · EPICS V4 · IRMIS · Talk · Bugs · Documents · Links · Licensing ·