Experimental Physics and
Industrial Control System

Kate Feng wrote:

> Andrew Johnson wrote:
>
>
> > The PCIbus Retry and Disconnect cycle terminations that you discussed do
> > not actually stop the data transfer cycle completely, they only permit
> > it to be run again or to take longer to complete than a regular PCIbus
> > single I/O cycle.
> >
>
> Yes, that's why the overhead is only needed for ISR and where interrupt is
> disabled.

I do'nt have the mvme6100 system setup for tests.   However, this is somthing
that could be verified via some tests.

Kate

Replies:

Re: VME Bus Error handling on MVME3100 and MVME6100 boards Kate Feng

References:

Re: VME Bus Error handling on MVME3100 and MVME6100 boards Kate Feng

Re: VME Bus Error handling on MVME3100 and MVME6100 boards Andrew Johnson

Re: VME Bus Error handling on MVME3100 and MVME6100 boards Kate Feng

Re: VME Bus Error handling on MVME3100 and MVME6100 boards Kate Feng

Re: VME Bus Error handling on MVME3100 and MVME6100 boards Andrew Johnson

Re: VME Bus Error handling on MVME3100 and MVME6100 boards Kate Feng

Navigate by Date:

Prev: RE: EPICS: Visualization Dalesio, Leo `Bob`

Next: EPICS: trying to build asyn 4-6 David Dudley

Index: 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  <2006>  2007  2008  2009  2010  2011  2012  2013  2014  2015  2016  2017  2018  2019  2020  2021  2022  2023  2024 

Navigate by Thread:

Prev: Re: VME Bus Error handling on MVME3100 and MVME6100 boards Kate Feng

Next: Re: VME Bus Error handling on MVME3100 and MVME6100 boards Kate Feng

Index: 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  <2006>  2007  2008  2009  2010  2011  2012  2013  2014  2015  2016  2017  2018  2019  2020  2021  2022  2023  2024