Experimental Physics and
Industrial Control System
Home
News
About
Base
Modules
Extensions
Distributions
Download
Search
EPICS V4
IRMIS
Talk
Tech-Talk
Mailman
Search
2024
2023
2022
2021
2020
2019
2018
2017
2016
2015
2014
2013
2012
2011
2010
2009
2008
2007
2006
2005
2004
2003
2002
2001
2000
1999
1998
1997
1996
1995
1994
Core-talk
Mailman
Search
2024
QTi-talk
Search
Hw-talk
Search
Bugs
Documents
Links
Licensing
Format page
for printing
Search Tech-talk
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
<
2006
>
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
Index
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
<
2006
>
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
<==
Date
==>
<==
Thread
==>
Subject
:
EPICS Web Mirror How-To
From
:
Ralph Lange <
[email protected]
>
To
:
EPICS Tech Talk <
[email protected]
>
Date
:
Thu, 17 Aug 2006 18:17:57 +0200
Hi All,
To answer some requests I got lately, there's a new How-To in the Wiki area explaining how to set up a local mirror of the EPICS web site.
Please add and correct stuff that is missing or wrong.
Good luck! Ralph
http://www.aps.anl.gov/epics/wiki/index.php/How_To_Set_Up_a_Mirror_of_the_EPICS_Web_Site
Navigate by Date:
Prev:
FW: VME Bus Error handling on MVME3100 and 6100 boards
Thompson, David H.
Next:
Re: VME Bus Error handling on MVME3100 and 6100 boards
Tim Mooney
Index:
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
<
2006
>
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
Navigate by Thread:
Prev:
Re: Original Motorola MVME 167 PROM
Jiro Fujita
Next:
MVME5500/Kate Feng wrote : > Anyway, the reason why I wanted to > clarify is that there is a cavet about the MVME5500 board, which is > due to its Discovery I system controller. It is a different issue fromwhat was discussed about the dummy read. > * Some PCI devices require Synchronization Barriers or PCI ordering > * for . For example, the VME-OMS58 motor controller we > * used at NSLS requires either enhanced CPU Synchronization Barrier > * or PCI-ordering (only one mechanism is allowed) for the PCI-write. > * The PCI-ordering simply implements a PCI conMVME5500/100 PCI sync. (was Re: Dev lib off-board register access)
Kate Feng
Index:
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
<
2006
>
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
ANJ
, 02 Sep 2010
·
Home
·
News
·
About
·
Base
·
Modules
·
Extensions
·
Distributions
·
Download
·
·
Search
·
EPICS V4
·
IRMIS
·
Talk
·
Bugs
·
Documents
·
Links
·
Licensing
·