Experimental Physics and
Industrial Control System

Hi all,


This is a clarification about one discussion  on
mvme5500 a while ago.  Someone wrote :

>  CPU modules with a UNIVERSE-II VME interface chip
> (all Motorola 2100, 5100 and 5500 series) do perform address
pipelining
> which results in erratic data transfer from VME-MXI-1 modules. My
> guess is that it is likely that any modern CPU is going
>to cause the same problem.


 One Motorola  published paper  cited :

Measured 60x bus bandwidth (MPC7450 + GT64260) :
    Pipelining  disabled : 177 MBytes/sec
    Pipelining  enabled :  589 MBytes/sec


Thus, theoretically, one should be able to disable  the
address pipelining  of the mvme5500 (MPC7455 + GT64260).
I am about to verify it with the RTEMS BSP.


Regards,
Kate

Replies:

Re: mvme5500 (was National Instruments VME-MXI-1 modules vs. modern VME CPU modules) Andrew Johnson

Navigate by Date:

Prev: Re: EPICS on MVME2100 series? John Maclean

Next: Acromag Octal serial port W. T. Waggoner

Index: 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  <2004>  2005  2006  2007  2008  2009  2010  2011  2012  2013  2014  2015  2016  2017  2018  2019  2020  2021  2022  2023  2024 

Navigate by Thread:

Prev: Re: EPICS on MVME2100 series? Steven Hartman

Next: Re: mvme5500 (was National Instruments VME-MXI-1 modules vs. modern VME CPU modules) Andrew Johnson

Index: 1994  1995  1996  1997  1998  1999  2000  2001  2002  2003  <2004>  2005  2006  2007  2008  2009  2010  2011  2012  2013  2014  2015  2016  2017  2018  2019  2020  2021  2022  2023  2024