Hi,
The VSAM, when addressed just right causes a bus error when issuing a D32 access of another module in A32 space. A detailed description of the problem and the hardware fix is described below. This problem can also occurs for A16/D32 modules.
- Kristi
-----Original Message-----
From: Olsen, Jeff
Sent: Thursday, October 25, 2001 2:48 PM
To: Luchini, Kristi; Nelson, David J.
Subject: VSAM BusError
Kristi,
The bug I found in the VSAM is that if the 24 bit portion of the VME address matches the VSAM address for a D32 cycle with the AM lines other than 39-3B OR 3D-3F (Standard A24 cycle), the VSAM will generate a BERR.
If you have an A32/D32 module at 0x80400000 and a VSAM at 0x00400000, the VSAM will generate a bus error for accesses to the other module.
I lifted U3, pin 8. This drives the BERR line to the P1 connector. The VSAM will never generate a BERR. You could also cut the trace from R1 to the P1 connector.
Jeff Olsen
Stanford Linear Acc. Center
2575 Sand Hill Rd.
Menlo Park, Ca. 94025
Phone: (650) 926-2471
Page: (650) 849-9481
E-MAIL: [email protected]
WEB: http://www.slac.stanford.edu/~jjo
- Navigate by Date:
- Prev:
Re: porting record to 3.13.4 (part 2) Marty Kraimer
- Next:
Ladder logic programing for PLC Zheng Lifang
- Index:
1994
1995
1996
1997
1998
1999
2000
<2001>
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
- Navigate by Thread:
- Prev:
CapFast Windows version special Dr. Chong Lee
- Next:
Ladder logic programing for PLC Zheng Lifang
- Index:
1994
1995
1996
1997
1998
1999
2000
<2001>
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
|