Experimental Physics and
Industrial Control System

On Thursday, January 14, 1999 4:35 PM, Bill Brown [SMTP:[email protected]] wrote:
> A couple of symbols get noted as "undefined" at load time;
> sysIntEnable() and sysIntDisable().  I kind of thought that stuff
> in sysLib was supposed to at least have entry points, even if they
> don't do anything.  This did not keep iocInit from completing,
> however.

It appears that WRS only implements sysIntEnable() and 
sysIntDisable() on VME bus systems.

On PC systems sysIntEnablePIC (intLevel) is used to enable
interrupts in the Programmable Interrupt Controller (PIC) chip.
Since this routine assumes ISA style interrupt routing on the mother
board we can only hope that WRS is forthcoming with improved
interrupt support for PCI bus systems which will presumably allow
for more sophisticated interrupt vector assignment to PCI devices
on the motherboard.

Jeff

Navigate by Date:

Prev: RE: Xy530 and EPICS_3.13.0b11 Jeff Hill

Next: FW: comp.os.vxworks newsdigest Jeff Hill

Index: 1994  1995  1996  1997  1998  <1999>  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  2014  2015  2016  2017  2018  2019  2020  2021  2022  2023  2024 

Navigate by Thread:

Prev: EPICS on cPCI/PPC Bill Brown

Next: capfast question Jaeyong Yee

Index: 1994  1995  1996  1997  1998  <1999>  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  2014  2015  2016  2017  2018  2019  2020  2021  2022  2023  2024