EPICS Controls Argonne National Laboratory

Experimental Physics and
Industrial Control System

<19941995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  2014  2015  2016  2017  2018  2019  2020  2021  2022  2023  2024  Index <19941995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  2014  2015  2016  2017  2018  2019  2020  2021  2022  2023  2024 
<== Date ==> <== Thread ==>

Subject: sparc processors in IOCs
From: [email protected] (William Lupton)
Date: Fri, 7 Oct 94 15:50:35 HST
Hi,

  I know that this topic comes up from time to time and I believe that the
current status is that no-one is using sparc boards in IOCs but that the
general feeling is that there should be no problem since they are big-endian,
use IEEE floating point, and CA already aligns everything to 8 bytes.

  But ... is there anyone out there who has actually tried or is intending
imminently to try? If you reply directly to me, I will summarize to the mailing
list.

  Thanks,

  William Lupton

Navigate by Date:
Prev: Motorola 162 Flash Memory Problem Bob Dalesio
Next: MV147 Boot ROMs Bob Dalesio
Index: <19941995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  2014  2015  2016  2017  2018  2019  2020  2021  2022  2023  2024 
Navigate by Thread:
Prev: Motorola 162 Flash Memory Problem Bob Dalesio
Next: MV147 Boot ROMs Bob Dalesio
Index: <19941995  1996  1997  1998  1999  2000  2001  2002  2003  2004  2005  2006  2007  2008  2009  2010  2011  2012  2013  2014  2015  2016  2017  2018  2019  2020  2021  2022  2023  2024 
ANJ, 10 Aug 2010 Valid HTML 4.01! · Home · News · About · Base · Modules · Extensions · Distributions · Download ·
· Search · EPICS V4 · IRMIS · Talk · Bugs · Documents · Links · Licensing ·