Table of Contents
Previous Chapter For more detailed information on the APS event generator and receiver records refer to Chapter 11 on page 69.
--------------------------------------------------------------
Field Type DCT Initial Access Modify Rec Proc PP
Monitor
--------------------------------------------------------------
VAL CHAR No 0 Yes No Yes No
OUT OUTLINK Yes 0 No No No No
ENAB GBLCHOICE Yes 0 Yes Yes No Yes
TAXI LONG No 0 Yes No Yes No
LTAX LONG No 0 Yes No No No
TRG0 RECCHOICE Yes 0 Yes Yes No Yes
TRG1 RECCHOICE Yes 0 Yes Yes No Yes
TRG2 RECCHOICE Yes 0 Yes Yes No Yes
TRG3 RECCHOICE Yes 0 Yes Yes No Yes
TRG4 RECCHOICE Yes 0 Yes Yes No Yes
TRG5 RECCHOICE Yes 0 Yes Yes No Yes
TRG6 RECCHOICE Yes 0 Yes Yes No Yes
OTP0 RECCHOICE Yes 0 Yes Yes No Yes
OTP1 RECCHOICE Yes 0 Yes Yes No Yes
OTP2 RECCHOICE Yes 0 Yes Yes No Yes
OTP3 RECCHOICE Yes 0 Yes Yes No Yes
OTP4 RECCHOICE Yes 0 Yes Yes No Yes
OTP5 RECCHOICE Yes 0 Yes Yes No Yes
OTP6 RECCHOICE Yes 0 Yes Yes No Yes
OTP7 RECCHOICE Yes 0 Yes Yes No Yes
OTP8 RECCHOICE Yes 0 Yes Yes No Yes
OTP9 RECCHOICE Yes 0 Yes Yes No Yes
OTPA RECCHOICE Yes 0 Yes Yes No Yes
OTPB RECCHOICE Yes 0 Yes Yes No Yes
OTPC RECCHOICE Yes 0 Yes Yes No Yes
OTPD RECCHOICE Yes 0 Yes Yes No Yes
OTL0 RECCHOICE Yes 0 Yes Yes No Yes
OTL1 RECCHOICE Yes 0 Yes Yes No Yes
OTL2 RECCHOICE Yes 0 Yes Yes No Yes
OTL3 RECCHOICE Yes 0 Yes Yes No Yes
OTL4 RECCHOICE Yes 0 Yes Yes No Yes
OTL5 RECCHOICE Yes 0 Yes Yes No Yes
OTL6 RECCHOICE Yes 0 Yes Yes No Yes
DGCM LONG No 0 Yes No No No
DG0E RECCHOICE Yes 0 Yes Yes No Yes
DG0D USHORT Yes 0 Yes Yes No Yes
DG0W USHORT Yes 0 Yes Yes No Yes
DG1E RECCHOICE Yes 0 Yes Yes No Yes
DG1D USHORT Yes 0 Yes Yes No Yes
DG1W USHORT Yes 0 Yes Yes No Yes
DG2E RECCHOICE Yes 0 Yes Yes No Yes
DG2D USHORT Yes 0 Yes Yes No Yes
DG2W USHORT Yes 0 Yes Yes No Yes
DG3E RECCHOICE Yes 0 Yes Yes No Yes
DG3D USHORT Yes 0 Yes Yes No Yes
DG3W USHORT Yes 0 Yes Yes No Yes
--------------------------------------------------------------
---------------------------------------------------------------------------------------
Name Summary Description
---------------------------------------------------------------------------------------
OUT Output Link Used to specify which event receiver board is represented
by this record.
ENAB Master Enable Master card enable. No events will be received if the card
is disabled.
TAXI Taxi Violation Flag Set to a non-zero value if there is a taxi violation on the
event receiver board.
LTAX Last Taxi Violation
TRGn Trigger Enable (n=0-6) Trigger event enables. Setting these allows the
corresponding bit to be set on the event receiver.
OTPn One Time Pulse (n=0-D) Setting these allows the corresponding bit to be
Enable set in the event receiver.
OTLn Output Level (n=0-6) Output level enables. Setting these allows the
Enable corresponding bit to be set in the event receiver.
DGCM Delay Generator
Change Mask
DGnE Delay Generator (n=1-3) Programmable pulse delay enables.
Enable
DGnD Delay Generator (n=1-3) Delay value used for the programmable pulse
Delay Value delay outputs. These values must be expressed in 10-mHz
clock periods and has no other selectable resolution.
DGnW Delay generator (n=1-3) Width of the programmable pulse. These values
Width Value must be expressed in 10-mHz clock periods.
VAL Value Field Not used.
---------------------------------------------------------------------------------------
In order to configure the event receiver device support, a call must be made to set the address for each of the event receiver cards present in the IOC. This configuration call is as follows:
ErConfigure(<card>, <A16 board address>, <IRQ Vector>, <IRQ Level>)Where <card> is the card to be configured, <A16 board address> is the 16-bit address of the board in A16 space, <IRQ Vector> is the vector number to use when generating VME interrupts, and <IRQ Level> is the VME backplane.